



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/055,388	01/23/2002	Eise Carel Dijkmans	NL 010029	7672
24737 75	24737 7590 12/09/2005		EXAMINER	
PHILIPS INTELLECTUAL PROPERTY & STANDARDS P.O. BOX 3001 BRIARCLIFF MANOR, NY 10510			LE, LANA N	
			ART UNIT	PAPER NUMBER
	,		2685	
		DATE MAILED: 12/09/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	······································	I A	A 41 41 3				
Office Action Summary		Application No.	Applicant(s)				
		10/055,388	DIJKMANS ET AL.				
		Examiner	Art Unit				
		Lana N. Le	2685				
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with the c	orrespondence address				
WHI(- Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLICATION OF THE MAILING Ensions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. Depriod for reply is specified above, the maximum statutory period reply within the set or extended period for reply will, by statut reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONEI	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 17.0	Octobor 2005					
	Responsive to communication(s) filed on <u>17 October 2005</u> . This action is FINAL . 2b) This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
٧,۵	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
_							
	 Claim(s) 3-15 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 						
	5) Claim(s) is/are allowed.						
· —	⊠ Claim(s) <u>3-15</u> is/are rejected.						
· · · · · · · · · · · · · · · · · · ·							
8)□	8) Claim(s) are subject to restriction and/or election requirement.						
Applicati	ion Papers						
9)□	The specification is objected to by the Examine	ar.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority ι	ınder 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:							
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
	3. Copies of the certified copies of the priority documents have been received in this National Stage						
+ 6	application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment	• •	🗀 :					
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) ∐ Interview Summary (Paper No(s)/Mail Da					
3) 🔲 Inforn	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date		atent Application (PTO-152)				

Application/Control Number: 10/055,388 Page 2

Art Unit: 2685

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 10/17/05 have been fully considered but they are not persuasive. In regards to the argument that the reference, Maligeorgos, (US 6,816,718), is after the priority of the application, which is 01/24/01. However, it is noted that the examiner made a typo in the reference used, which is supposed to be Maligeorgos (US 2002/0,039,039) which has provisional priority of 02/04/00. With regards to claim 7, since the claim does not specify whether the capacitor is across all the semiconductors in a specific way, the cited reference, Franca-Neto, still read on the claim. Claim 8 is replaced with another reference by the same inventor, Glas et al.

Claim Objections

2. Claims 13-15 are objected to because of the following informalities: "the method of claim 3" in claims 13-14 do not correspond with the receiver of claim 3. "the method of claim 5" in claim 15 does not correspond with the receiver of claim 5. Appropriate correction is required.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 3, 11, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vishakhadatta et al (US 2002/0,141,511) in view of Maligeorgos (US 2002/0,039,039).

Regarding claim 3, Vishakhadatta et al disclose a high frequency receiver (839, 851), which front end comprises a low noise amplifier (LNA circuitry 824), which is provided with a front end comprising a low noise amplifier (LNA circuitry 824), and which is provided with quadrature mixers (dowconverting circuitry comprising I and Q mixers producing I and Q outputs) coupled to the low noise amplifier (2), characterized in that the low noise amplifier is a quadrature low noise amplifier (LNA circuitry with in phase and quadrature outputs; para. 79; fig. 8). Vishakhadatta et al fail to further disclose the receiver is characterized in that quadrature paths of the quadrature low noise amplifier are implemented differentially. Maligeorgos discloses receiver is characterized in that quadrature paths (I and Q outputs) of the quadrature amplifier (24, 26) are implemented differentially (para. 30). It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement differentially the amplifiers of Vishakhadatta et al in order to distinguish the two separate in phase and quadrature characteristics of the amplifier.

Regarding claim 11, Vishakhadatta et al disclose a quadrature low noise amplifier (LNA circuitry with in phase and quadrature outputs; para. 79; fig. 8) for

Art Unit: 2685

application in the high frequency receiver (high RF frequency in i.e. PCS, GSM, DCS bands; 839, 851) of Vishakhadatta et al and Maligeorgos according to claim 3.

Regarding claim 12, Vishakhadatta et al disclose a method for receiving high frequency signals, comprising:

implementing quadrature low noise amplifier (LNA circuitry with in phase and quadrature outputs; para. 79; fig. 8), disposed at a front end of a high frequency receiver; and coupling quadrature mixers (dowconverting circuitry comprising I and Q mixers producing I and Q outputs) to the amplifier (2). Vishakhadatta et al fail to further disclose the receiver is characterized in that quadrature paths of the quadrature low noise amplifier are implemented differentially. Maligeorgos discloses a receiver characterized in that quadrature paths (I and Q outputs) of a quadrature amplifier (24, 26) are implemented differentially (para. 30). It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement differentially the amplifiers of Vishakhadatta et al in order to distinguish the two separate in phase and quadrature characteristics of the amplifier.

5. Claims 4 and 13 rejected under 35 U.S.C. 103(a) as being unpatentable over Vishakhadatta et al (US 2002/0,141,511) in view of Maligeorgos (US 2002/0,039,039). and further in view of Sano et al (US 5,546,048).

Regarding claim 4, Vishakhadatta et al and Maligeorgos disclose the method of claim 3, wherein Vishakhadatta et al and Maligeorgos do not disclose the receiver is characterised in that the differential quadrature low noise amplifier is constructed as a class AB operating circuit. Sano et al disclose a differential amplifier constructed as a

Art Unit: 2685

class AB operating circuit (col 11, line 49 – col 12, line 8). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the amplifier as a class AB operating circuit in order to set a bis current to flow at no input signal as suggested by Sano et al (col 12, lines 7-9).

Regarding claim 13, Vishakhadatta et al and Maligeorgos disclose the method of claim 3, wherein Vishakhadatta et al and Maligeorgos do not disclose the receiver is characterised in that the differential quadrature low noise amplifier is constructed as a class AB operating circuit. Sano et al disclose a differential amplifier is constructed as a class AB operating circuit (col 11, line 49 – col 12, line 8). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the amplifier of Vishakhadatta et al and Maligeorgos a class AB operating circuit in order to set a bis current to flow at no input signal as suggested by Sano et al (col 12, lines 7-9).

6. Claims 5, 7, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vishakhadatta et al (US 2002/0,141,511) in view of Franca-Neto (US 6,509,799).

Regarding claim 5, Vishakhadatta et al disclose the high frequency receiver according to claim 3, wherein Vishakhadatta et al do not disclose the quadrature low noise amplifier comprises a cascode arrangement of semiconductors (20, 22). Franca-Neto discloses a low noise amplifier comprising a cascode arrangement of semiconductors (fig. 2; col 4, lines 14-37). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the quadrature low noise amplifier comprise a cascode arrangement of semiconductors in order to construct the amplifier into a tunable integrated circuit.

Art Unit: 2685

Regarding claim 7, Vishakhadatta et al disclose a front end for a high frequency receiver (839, 851), which front end comprises a low noise amplifier (LNA circuitry 824), characterized in that the low noise amplifier (LNA circuitry 824) is a quadrature low noise amplifier (LNA circuitry with in phase and quadrature outputs; para. 79; fig. 8), characterised in that across the cascode arrangement of semiconductors there is connected a capacitor (52; fig. 2) wherein Vishakhadatta et al do not disclose the quadrature low noise amplifier comprises a cascode arrangement of semiconductors (20, 22). Franca-Neto discloses a low noise amplifier comprising a cascode arrangement of semiconductors (fig. 2; col 4, lines 14-37) and in that across the cascode arrangement of semiconductors there is connected a capacitor (52; fig. 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made to connect a capacitor with a cascade arrangement of semiconductors in order to tune a resonant tank circuit as suggested by Franca-Neto.

Regarding claim 14, Vishakhadatta et al disclose the method according to claim 3, wherein Vishakhadatta et al do not disclose the quadrature low noise amplifier comprises a cascode arrangement of semiconductors (20, 22). Franca-Neto discloses a low noise amplifier comprising a cascode arrangement of semiconductors (fig. 2; col 4, lines 14-37). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the quadrature low noise amplifier comprise a cascode arrangement of semiconductors in order to construct the amplifier into a tunable integrated circuit.

2011(10) 14d11(bc): 10/000,00

Art Unit: 2685

7. Claims 6 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vishakhadatta et al (US 2002/0,141,511) in view of Franca-Neto (US 6,509,799) and further in view of Saigo et al (JP 57,073,974).

Regarding claim 6, Vishakhadatta et al and Franca-Neto disclose the high frequency receiver according to claim 5, wherein Franca-Neto discloses the semiconductors (transistors 20, 22) are of BJT or of a different type (col 7, lines 10-16). Vishakhadatta et al and Franca-Neto do not disclose specifically the semiconductors are MOST type. Saigo et al disclose MOST type transistors (abstract, no translation is available at this time). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have MOST type semiconductors in order to suppress variation in the threshold voltage as suggested by Saigo et al.

Regarding claim 15, Vishakhadatta et al and Franca-Neto disclose the method according to claim 5, wherein Franca-Neto discloses the semiconductors (transistors 20, 22) are of BJT or of a different type (col 7, lines 10-16). Vishakhadatta et al and Franca-Neto do not disclose specifically the semiconductors are MOST type. Saigo et al disclose MOST type transistors (abstract, no translation is available at this time). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have MOST type semiconductors in order to suppress variation in the threshold voltage as suggested by Saigo et al.

8. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Vishakhadatta et al (US 2002/0,141,511) in view of Glas et al (US 6,546,237).

Application/Control Number: 10/055,388 Page 8

Art Unit: 2685

Regarding claim 8, Vishakhadatta et al disclose a high frequency receiver (839, 851), which front end comprises a low noise amplifier (LNA circuitry 824), characterized in that the low noise amplifier (LNA circuitry 824) is a quadrature low noise amplifier (LNA circuitry with in phase and quadrature outputs; para. 79; fig. 8), which is provided with a front end comprising a low noise amplifier (LNA circuitry 824), and which is provided with quadrature mixers (dowconverting circuitry comprising I and Q mixers producing I and Q outputs) coupled to the low noise amplifier (2), characterized in that the low noise amplifier is a quadrature low noise amplifier (LNA circuitry with in phase and quadrature outputs; para. 79; fig. 8). Vishakhadatta et al do not disclose the high frequency receiver comprises two quadrature choppers coupled between respective outputs of the quadrature low noise amplifiers and respective inputs of the quadrature mixers. Glas et al disclose the high frequency receiver comprises two quadrature choppers (201, 202) and respective inputs of the quadrature mixers (208, 209) (col 2, line 63 - col 3, line 24). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have choppers coupled to respective inputs of mixers in order to avoid the need for the use of analog to digital converters as suggested by Glas et al. Vishakhadatta et al and Glas et al do not disclose the choppers are coupled between respective outputs of the quadrature amplifiers. However, it is notoriously old in the art to have amplifiers connected to the choppers of Glas et al in order to strengthen the received RF signal before limiting the signal.

9. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Vishakhadatta et al (US 2002/0,141,511) in view of Glas et al (US 6,546,237)

Art Unit: 2685

and further in view of Gratian (US 2,730,699).

Regarding claim 9, Vishakhadatta et al disclose the high frequency receiver according to claim 8, wherein Vishakhadatta et al and Glas et al do not disclose the quadrature choppers and quadrature mixers are combined to passive quadrature choppers/mixers. Gratian discloses a receiver wherein the quadrature choppers and quadrature mixers are combined to passive quadrature choppers/mixers (col 7, lines 29-31). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the limiters and mixers in order to clip the highest and the lowest amplitude while at the same time mixing the signals to a lower frequency to save circuit components.

Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lana N Le whose telephone number is (703) 308-5836. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edward F Urban can be reached on (703) 305-4385. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2685

Page 10

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lana Le

November 30, 2005